Building a basic PCIe-to-AXI bridge on a Xilinx UltraScale+ FPGA, accessing BAR0 through VFIO, and benchmarking MMIO performance.
